

Simple Epitaxial Lateral Overgrowth Process as a Strategy for Photonic Integration on Silicon

Himanshu Kataria, Wondwosen Metaferia, Carl Junesand, Chong Zhang, Nick Julian, John E. Bowers, *Fellow, IEEE*, and Sebastian Lourduoss, *Senior Member, IEEE*

Abstract—In this paper we propose a strategy to achieve monolithic integration of III–Vs on Si for photonic integration through a simple process. By mimicking the SiO₂/Si/SiO₂ waveguide necessary to couple light from the gain medium on its top, we adopt a ~2 μm thick silicon dioxide mask for epitaxial lateral overgrowth (ELOG) of InP on Si. The ELOG InP layer as well as the subsequently grown quantum wells (~1.55 μm) have been analyzed by photoluminescence and transmission electron microscopy and found to have high optical quality and very good interface. The studies are strategically important for a monolithic platform that holds great potential in addressing the future need to have an integrated platform consisting of both III–Vs and Si on same chip.

Index Terms—Monolithic integration of III–Vs on Si, integrated photonics, III–V lasers on Si, ELOG.

I. INTRODUCTION

MONOLITHIC integration of III–Vs on Si is the logical extension of the present day electronic and photonic components. The requirement is to deliver a platform that not only integrates the advantages of both technologies but also reduces the cost and results in smaller footprint than current conventional components. The idea has driven the electronics and photonics researchers around the globe for a couple of decades now and numerous efforts have been made to achieve this integrated platform. InP based alloys that offer favourable wavelengths have attracted interest for integration of InP based compounds on Si, particularly due to their use in long haul communication and also for short-reach high-data rate communications as e.g. relevant for data centers or high-performance computing. To realise this, attempts started with direct growth of thick layers of InP on Si using metal organic chemical vapour

deposition [1] and later light sources were demonstrated using direct growth of InGaAsP/InP heterostructures on Si [2]. So far these have not been adopted by the industry due to several issues related to material degradation and early device aging caused by high lattice mismatch. This high lattice mismatch of around 8% and large difference (~50%) in thermal expansion coefficient of InP and Si motivated researchers to investigate other approaches for integration like hybrid integration using direct bonding [3], [4] and adhesive bonding [5] of InP on Si. This technique has been the most successful method of integration and resulted in demonstration of light sources, amplifiers, modulators and photodetectors on Si [6], [7] with their performance comparable to those realised on planar InP substrates. Even though exemplary results have been reported as this technique integrates the photonic functionality to the CMOS circuitry, truly monolithic approaches are desirable in the long run to reduce the footprint size and manufacturing costs together with enhanced yield.

Recently few successful attempts to monolithically integrate III–Vs on Si have also been reported. Laser operation using III-dilute nitrides based compounds like Ga(NAsP) lattice matched to Si substrates has shown encouraging results at 120 K, although room temperature operation remains to be performed [8]. Room temperature operation of InAs/GaAs quantum dot lasers on Si emitting at 1.3 μm has been realized [9] but so far emission at 1.55 μm has not been realized. Another exciting approach to achieve heterogeneous integration of III–Vs on Si called epitaxial lateral overgrowth (ELOG) has shown promising results [10]–[13] and has the potential to monolithically integrate sources, detectors and modulators for 1.55 μm although to date no such results have been demonstrated. InGaN based light sources on GaN grown using ELOG have been demonstrated a long time ago [14], but to date no InGaAsP/InGaAs based light sources on InP grown on silicon using ELOG have been reported. In this technique a thin film of the desired material is laterally overgrown on a dielectric mask selectively through defined openings from a predeposited seed layer on the host substrate. This dielectric mask hinders the infiltration of defects generated in InP seed layer due to its lattice mismatch with Si. In earlier studies [10]–[13] on ELOG of InP on Si, even though the defects are stopped by the overlying dielectric mask they are still observed above the openings. A hypothesis by Langdo *et al.* [15] emanating from ELOG of Ge conducted on Si suggests the feasibility of defect filtering even above the openings, so called the necking effect when high ratio of mask thickness to opening width (=aspect ratio) is employed. In that work an aspect ratio of greater than 1 is proposed to

Manuscript received October 14, 2013; revised November 27, 2013; accepted November 30, 2013. Date of publication December 12, 2013; date of current version January 15, 2014. The work was partly supported by the Swedish Research Council (VR) through Linné Excellence Center ADOPT, the Knut and Alice Wallenberg foundation through the Myfab network and Intel Corporation through the URO program. The work of Himanshu Kataria was supported by the India4EU, an EU project within Erasmus Mundus External Cooperation Window, for the Doctoral fellowship.

H. Kataria, W. Metaferia, C. Junesand, and S. Lourduoss are with the Royal Institute of Technology, 10044 Stockholm, Sweden (e-mail: himanshu@kth.se; wtm@kth.se; carlj@kth.se; slo@kth.se).

C. Zhang and J. E. Bowers are with the University of California, Santa Barbara, CA 93106 USA (e-mail: czhang@ece.ucsb.edu; bowers@ece.ucsb.edu).

N. Julian was with the University of California, Santa Barbara, Santa Barbara, CA 93106 USA. He is now with APIC Corporation, Culver City, CA 90230 USA (e-mail: julian.nick@gmail.com).

Color versions of one or more of the figures in this paper are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/JSTQE.2013.2294453

potentially stop all the threading dislocations arising from the seed layer even above the openings. This is also confirmed by our current study, although a recent study by Wang *et al.* [16] has proposed that during selective area growth a mask to opening aspect ratio of greater than 2 is required for extended defect filtering in the openings.

As a strategy for monolithic integration, work done in our laboratory led to the proposal of a monolithic evanescently coupled silicon laser (MECSL) [17] by making use of ELOG InP on Si. In this structure, silicon waveguide is buried in SiO₂, which together with Si act as the mask during ELOG. Thus the gain from InGaAsP based multi-quantum well grown on ELOG InP can be coupled into the Si waveguide beneath, which also acts as the cavity in this design. An alternative design for monolithic integration also uses such a stack for evanescent coupling of light from the adjacent QD lasers on GaAs/Si [18]. Both of these designs demand the “SiO₂/Si/SiO₂ cladding/waveguide/cladding stack” to be on the order of 2 μm. In our MECSL design, using such a stack as the mask of similar thickness also allows for the opening width of ~1 μm for ELOG for effective defect filtering and is large enough to be able to be processed by optical lithography. An added advantage is that such a relatively large width compared to the nano-sized openings produced by e-beam lithography allows for very low thermal resistivity as these large openings act as effective vias for thermal dissipation in a MECSL structure [17].

In this study, we demonstrate the feasibility of using such a large mask thickness of 2 μm in ELOG InP on Si by making use of optical lithography with an opening width of 1 μm. By making use of high enough aspect ratio, we demonstrate from transmission electron microscopy (TEM) studies that defect filtering indeed happens even within these wide openings. Besides, a high quality multi quantum well (MQW) with a photoluminescence emission of ~1.5 μm is also demonstrated. The quality of ELOG InP grown by this method is compared with that of the ELOG layers created by unconventional techniques such as e-beam lithography. From a comparative study, we demonstrate the following: (i) low aspect ratio results in defect penetration from the seed layer into the ELOG layer above the opening, (ii) coalescence of adjacent layers also create defects, which however is true only for ELOG InP conducted on the InP seed layer on silicon but not on pure InP substrate suggesting coalescence defects are not inherent to ELOG and (iii) uncoalesced ELOG InP from the patterns generated from optical lithography is of high quality suitable for monolithic integration in a MECSL design. TEM and μ-PL are used whenever necessary to assess the structural and optical quality of the studied layers.

II. EXPERIMENT

In this paper Si (001) wafer 4° off orientated toward ⟨111⟩ precoated with InP seed layer with an approximate thickness of around 2 μm supplied by SPIRE® corporation USA are used. Defect density in the InP seed layer is as high as 4 × 10⁹ cm⁻². The substrate patterning for ELOG consists of crucial steps like polishing of seed layer [19] and etching of high aspect ratio dielectric mask with smooth sidewalls, optimised in this study.

TABLE I
SAMPLE DESCRIPTION

Sample ID	Nominal Opening Size (nm)	Nominal SiO ₂ mask thickness (nm)	Aspect ratio	Lithography type
A	1000	40	0.04	E-beam
B	300	700	2.3	E-beam
C	1000	2000	2	Optical

Three samples A, B, C are prepared, with varying SiO₂ mask thickness, opening and separation size. E-beam or optical lithography is used for pattern fabrication. Detailed sample description is given in Fig. 1 and Table I. Sample A with aspect ratio ≪ 1 is used to confirm the ineffective defect filtering. Sample B is considered for demonstrating the potential coalescence defects despite high enough aspect ratio; to study this effect single, double and multiple openings are defined on sample B. Sample C is considered to demonstrate the strategy for monolithic integration by considering a high enough mask thickness as mentioned above which is facilitated by optical lithography. ELOG on sample C is not allowed to coalesce to avoid coalescence defects.

After polishing the InP seed layer on silicon, SiO₂ mask of varying thickness as mentioned in Table I is deposited using plasma enhanced chemical vapour deposition at 300 °C. Deposition time is varied from 100 s to 30 min to achieve specific SiO₂ thickness. Afterwards relevant photoresist is spun to perform e-beam or conventional optical lithography to define the pattern on these InP on Si template coated with SiO₂. Line openings are defined at 30° off [110] to facilitate higher lateral growth rates [20]. Conventional CHF₃ based reactive ion etching is used to etch smooth and vertical sidewalls in SiO₂ using photoresist as an etch mask. These templates are then used in sequential growth runs for ELOG of InP on Si using LP-HVPE. Sulphur doped InP is grown on all the samples with a nominal doping of 2 × 10¹⁸ cm⁻³, which could be used as n-type contact layer in the case of device fabrication. We also include a planar reference InP sample in all the runs. Sample A is grown with V/III ratio of 10 for a growth time of 2 minutes and 20 seconds at a growth temperature of 615 °C to achieve a coalesced ELOG layer. Sample B is grown with a V/III ratio of 10 for a growth time of 2 min at growth temperature of 610 °C to achieve a coalesced layer. Sample C is grown with a V/III ratio of 10 for a growth time of 17 min at growth temperature of 605 °C. In the case of sample C these growth parameters are optimized in order not to allow for coalescence of the adjacent growth fronts. After stripping off the SiO₂ mask using 7% buffered HF, MQW designed to emit at 1.55 μm are grown by MOVPE. A reference planar InP substrate is also included in this run. SiO₂ mask is stripped off to avoid loading effect that can change the composition of the MQWs drastically [21]. The MQW layer structure is given in Table II. Optical properties of all the samples are studied using μ-PL at room temperature. TEM analysis is done on the cross-section of the ELOG layers and MQW layers.




Fig. 1. (a), (b), and (c) show detailed description of mask design and field size for sample *A*, *B*, and *C* respectively.

TABLE II
EPITAXIAL LAYER STRUCTURE OF THE MQWS GROWN ON ELOG
INP ON Si USING MOVPE; UID: UNINTENTIONALLY DOPED

Layer Number	Material	Thickness	Doping (cm ⁻³)	Details
ELOG InP on Si	n-InP	9 μm	1x10 ¹⁸	
1	InP	1.8 μm	UID	Cladding
2, 18	In _{0.71} GaAs _{0.61} P	105 nm	UID	SCH
3,5,7, 9,11,13,15,17	In _{0.73} GaAs _{0.51} P	8.26 nm	UID	Barrier
4,6,8,10,12,14,16	In _{0.73} GaAs _{0.84} P	6.5 nm	UID	QWs
18	InP	1.5 μm	UID	Cladding

III. RESULTS AND DISCUSSION

Fig. 2(a) shows the TEM image of the cross-section of sample *A* after ELOG InP. It is clearly visible in the TEM image that when the aspect ratio is small, even though defects from the seed layer are blocked by the dielectric mask, a large amount of them are able to infiltrate to the ELOG layer through the openings.

This results in ELOG layers with reduced defects but it is still not suitable for device fabrication. Fig. 2(b) shows the PL spectrum of the ELOG InP on Si along with that of the InP reference sample (planar). It is evident from the intensity of the PL spectra that the defects that have infiltrated to the ELOG layer are working as non-radiative centres thus resulting not only in lower intensity but also a larger full-width half maxima (FWHM).

Fig. 3(a) presents a two-beam diffraction contrast dark-field TEM image with {200} family g-vector showing ELOG InP on Si of sample *B* taken near the $\langle 100 \rangle$ direction. Since the aspect ratio is 2.3 (>1), we observe that the defects are completely blocked by the SiO₂ mask but also within the opening. Point A in Fig. 3(a) clearly indicates that defects are being blocked by the mask sidewalls in virtue of higher aspect ratio and the operative image force [22]. Nevertheless, the coalescence defects seem to appear, see point B. In addition stacking faults are also found to penetrate from the seed layer. What is particularly interesting is that none of these defects are visible in the TEM cross-section of ELOG InP on InP substrate as shown in our recent studies [23]




Fig. 2. (a) TEM image of cross-section of sample *A*, and (b) PL spectra of sample *A* compared with InP reference.

and those of Julian *et al.* [24]. This leads us to conclude that coalescence defects are not inherent to ELOG but are the results of the seed layer quality. The PL intensity reduction of ELOG InP/Si to $\sim 50\%$ with respect to that of the reference sample, shown in Fig. 3(b), is also a result of these defects. Due to the too large spot size of the PL setup, PL is measured from the ELOG arising from multiple openings (and not on double openings) on sample *B*. Thus we believe that there is room for improvement of the ELOG layer through the improvement of the quality of the seed layer.

Fig. 4 shows the high resolution scanning transmission electron microscope (STEM) high angle annular dark field (HAADF) image of the interface between SiO₂ mask and ELOG InP arising from two openings of sample *B*. It is also taken along $\langle 100 \rangle$ direction. Despite the coalescence defects, the interface formed by ELOG is found to be of high quality. The InP atomic





Fig. 3. (a) TEM image of cross-section of sample *B*. Point A indicates the blocked defects within the openings and point B indicates the defects generated due to coalescence of parallel growth fronts. The TEM images are high angular annular dark field (HAADF) images taken along $\langle 1\ 0\ 0 \rangle$ direction. (b) Room temperature μ -PL measured from multiple openings on sample *B*.




Fig. 4. HAADF STEM image of the clean interface between ELOG InP lattice and amorphous SiO_2 .




Fig. 5. TEM image of the lamella taken from sample *C* and magnified view of the opening clearly showing the blocking of defects in such high aspect ratio openings defined using optical lithography.

lattice extends and retracts to conform to the curvature of the SiO_2 surface.

Sample *C* with the patterns fabricated by optical lithography with an aspect ratio of 2 is particularly interesting since the mask and the opening dimensions are suitable for MCSEL structure enabling evanescent coupling and effective thermal dissipation. Here the ELOG InP was not allowed to coalesce and hence we eliminate the defects due to coalescence. The lateral growth in this sample is approximately $20\ \mu\text{m}$, which is sufficient to fabricate lasers on. Fig. 5 shows its TEM cross section. The edges of the lamella are also covered with platinum metal to avoid any etching from the focused ion beam employed to create the lamella and hence the width of ELOG is smaller than in reality. Different shades in the ELOG region are caused due to uneven thickness of the lamella which is caused due to such a large sample size and only specific regions could be thinned down to achieve high resolution TEM image. From the TEM image we can observe that SiO_2 mask is not stripped away completely and is providing support to the ELOG InP mesa. In case of real device fabrication the SiO_2 mask needs to be etched away selectively in such a way that it is only removed from the open areas and not beneath the ELOG layer. The SiO_2 layer beneath the ELOG layer is very important in cases where a Si waveguide is buried to achieve evanescent coupling. Fig. 5 demonstrates that in the case of completely straight sidewalls, an aspect ratio greater than 1 is needed to block all the threading segments not only in the mask region but also within the opening thus producing a defect free area even above the openings defined using optical lithography. This has been a major restriction for the ELOG approach when openings are defined using optical lithography to achieve large areas of defect free material since etching of very thick mask resulted in processing difficulties.

Fig. 6 shows the μ -PL spectra taken at room temperature of ELOG InP on Si on sample *C*. Comparable intensities and FWHM are observed for ELOG InP on Si with planar reference grown along with it. Some redshift can be observed in the μ -PL spectra of ELOG InP on Si of sample *C*, which has been identified to be due to the fact that the ELOG InP is under tensile strain [25], which was also confirmed by synchrotron x-ray




Fig. 6. μ -PL spectra of the sample *C*, comparable PL intensities and FWHM for ELOG InP on Si and InP reference grown along with it.

topographic studies [26]. Our recent panchromatic cathodoluminescence studies reveal no observable defects in the uncoalesced ELOG InP even at very low ELOG InP thickness of ~ 500 nm [23]. Based on this, the improved optical quality of the ELOG InP arising from sample *C* with respect to that on sample *B* is attributed to the uncoalesced form of the layer on the former, and the effect of growth temperature difference should be negligible. An increased thickness of the ELOG layer can also be a reason for the PL intensity enhancement in sample *C*, however, this effect is more tangible for coalesced layers as our previous studies indicate [27]. Thus the best quality of ELOG layer can be obtained in the uncoalesced form resulting from high aspect ratio. Exact defect density of ELOG InP on sample *C* was not measured but the good optical quality of MQWs grown on it is supportive of its low defect density. Additional studies such as Raman spectroscopy and time resolved photoluminescence can throw more light on these layers which however were not conducted during this investigation.

After the growth of MQWs using MOVPE as described in the experimental section, TEM and μ -PL is done to check the uniformity of the MQWs across the ELOG layer. Fig. 7 shows the TEM image of MQWs grown on sample *C*. Highly uniform MQWs with very good interface are achieved on large areas of ELOG InP on Si.

Room temperature μ -PL measurements on the sample *C* show almost comparable intensities (within 85%) for MQWs grown on reference InP and ELOG InP on Si as shown in Fig. 8. Some red shift is visible in the PL spectra of MQWs on ELOG InP on Si; this is due to the same residual strain mentioned previously for the ELOG InP on Si layer.

IV. SUMMARY AND CONCLUSION

In line with our previously proposed strategy for realising a MCSEL [17], we have demonstrated ELOG InP on Si with a $2 \mu\text{m}$ thick mask layer that mimics the waveguide structure in the MCSEL. The opening width was $1 \mu\text{m}$ which leads to the aspect ratio (mask thickness/opening width) of 2, which is largely sufficient to filter the defects from the seed layer. In addition, the




Fig. 7. TEM image of InGaAsP MQWs on uncoalesced ELOG InP on sample *C*.




Fig. 8. μ -PL spectra of the MQWs grown on ELOG InP on Si.

ELOG layers were not allowed to coalesce thereby additional defects that may form due to coalescence are hindered. TEM analysis shows that the defects are filtered not only by the mask but also by the opening due to the high aspect ratio. Besides, a high quality MQW with a photoluminescence emission of $\sim 1.5 \mu\text{m}$ is also demonstrated with very good interface. Interface investigation of ELOG InP on SiO_2 by STEM reveals that it is of high quality and the InP atomic lattice extends and retracts to conform to the curvature of the SiO_2 surface. Although the STEM study was done on e-beam patterned sample, the results should be applicable even for the growth associated with optical lithography as conducted in this investigation.

REFERENCES

- [1] M. K. Lee, D. S. Wu, and H. H. Tung, "Heteroepitaxial growth of InP directly on Si by low pressure metalorganic chemical vapor deposition," *Appl. Phys. Lett.*, vol. 50, pp. 1725–1726, 1987.

- [2] M. Razeghi, M. Defour, R. Blondeau, F. Omnes, P. Maure, and O. Acher, "First CW operation of a $\text{Ga}_{0.25}\text{In}_{0.75}\text{As}_{0.5}\text{P}_{0.5}\text{InP}$ laser on a silicon substrate," *Appl. Phys. Lett.*, vol. 53, pp. 2389–2390, 1988.
- [3] H. Wada and T. Kamijoh, "Room-temperature CW operation of InGaAsP lasers on Si fabricated by wafer bonding," *IEEE Photon. Technol. Lett.*, vol. 8, no. 2, pp. 173–175, Feb. 1996.
- [4] A. R. Hawkins, T. E. Reynolds, D. R. England, D. I. Babic, M. J. Mondry, K. Streubel, and J. E. Bowers, "Silicon heterointerface photodetector," *Appl. Phys. Lett.*, vol. 68, pp. 3692–3694, 1996.
- [5] G. Roelkens, J. Brouckaert, D. Van Thourhout, R. Baets, R. Nötzel, and M. Smit, "Adhesive bonding of InP/InGaAsP Dies to processed silicon-on-insulator wafers using DVS-bis-benzocyclobutene," *J. Electrochem. Soc.*, vol. 153, no. 12, pp. G1015–G1019, 2006.
- [6] A. W. Fang, R. Jones, H. Park, O. Cohen, O. Raday, M. J. Paniccia, and J. E. Bowers, "Integrated AlGaInAs-silicon evanescent racetrack laser and photodetector," *Opt. Exp.*, vol. 15, no. 5, pp. 2315–2322, 2007.
- [7] J. Hofrichter, O. Raz, A. L. Porta, T. Morf, P. Mechet, G. Morthier, T. De Vries, H. J. S. Dorren, and B. J. Offrein, "A low-power high-speed InP microdisk modulator heterogeneously integrated on a SOI waveguide," *Opt. Exp.*, vol. 20, no. 9, pp. 9363–9370, 2012.
- [8] S. Liebich, M. Zimprich, A. Beyer, C. Lange, D. J. Franzbach, S. Chatterjee, N. Hossain, S. J. Sweeney, K. Volz, B. Kunert, and W. Stolz, "Laser operation of Ga(NAsP) lattice-matched to (001) silicon substrate," *Appl. Phys. Lett.*, vol. 99, pp. 071109-1–071109-93, 2011.
- [9] T. Wang, H. Liu, A. Lee, F. Pozzi, and A. Seeds, "1.3- μm InAs/GaAs quantum-dot lasers monolithically grown on Si substrates," *Opt. Exp.*, vol. 19, no. 12, pp. 11381–11386, 2011.
- [10] T. Nishinaga, T. Nakano, and S. Zhang, "Epitaxial lateral overgrowth of GaAs by LPE," *Jpn. J. Appl. Phys.*, vol. 27, no. 6, pp. L964–L967, 1988.
- [11] Y. Ujiie and T. Nishinaga, "Epitaxial lateral overgrowth of GaAs on si substrate," *Jpn. J. Appl. Phys.*, vol. 28, no. 3, pp. L337–L339, 1989.
- [12] S. Naritsuka, T. Nishinaga, M. Tachikawa, and H. Mori, "InP layer grown on (001) silicon substrate by epitaxial lateral overgrowth," *Jpn. J. Appl. Phys.*, vol. 34, no. 11A, pp. L1432–L1435, 1995.
- [13] H. Marchand, X. H. Wu, J. P. Ibbetson, P. T. Fini, and P. Kozodoye, "Microstructure of GaN laterally overgrown by metalorganic chemical vapor Deposition," *Appl. Phys. Lett.*, vol. 73, pp. 747–749, 1998.
- [14] S. Nakamura, "InGaN-based blue light-emitting diodes and laser diodes," *J. Crystal Growth*, vol. 201/202, pp. 290–295, 1999.
- [15] T. A. Langdo, C. W. Leitz, M. T. Currie, E. A. Fitzgerald, A. Lochtefeld, and D. A. Antoniadis, "High quality Ge on Si by epitaxial necking," *Appl. Phys. Lett.*, vol. 76, no. 25, pp. 3700–3702, 2000.
- [16] G. Wang, M. R. Leys, N. D. Nguyen, R. Loo, G. Brammert, O. Richard, H. Bender, J. Dekoster, M. Meuris, M. M. Heyns, and M. Caymax, "Growth of high quality InP layers in STI trenches on miscut Si (0 0 1) substrates," *J. Crystal Growth*, vol. 315, pp. 32–36, 2011.
- [17] Z. Wang, C. Junesand, W. Metaferia, C. Hu, L. Wosinski, and S. Lourduoss, "III–Vs on Si for photonic applications—A monolithic approach," *Mater. Sci. Eng. B*, vol. 177, no. 1, pp. 1551–1557, 2011.
- [18] J. Yang and P. Bhattacharya, "Integration of epitaxially-grown InGaAs/GaAs quantum dot lasers with hydrogenated amorphous silicon waveguides on silicon," *Opt. Exp.*, vol. 16, no. 7, p. 5136, 2008.
- [19] C. Junesand, C. Hu, Z. Wang, W. Metaferia, P. Dagur, G. Pozina, L. Hultman, and S. Lourduoss, "Effect of the surface morphology of seed and mask layers on InP Grown on Si by epitaxial lateral overgrowth," *J. Electron. Mater.*, vol. 41, no. 9, 2012.
- [20] Y. T. Sun, E. Rodriguez Messmer, D. Söderström, D. Jahan, and S. Lourduoss, "Temporally resolved selective area growth of InP in the openings off-oriented from [1 1 0] direction," *J. Crystal Growth*, vol. 225, no. 1, 2001.
- [21] H. Kataria, C. Junesand, Z. Wang, W. Metaferia, Y. T. Sun, S. Lourduoss, G. Patriarcho, A. Bazin, F. Raineri, P. Mages, N. Julian, and J. E. Bowers, "Towards a monolithically integrated III–V laser on silicon: Optimization of multi-quantum well growth on InP on Si," *Semicond. Sci. Technol.*, vol. 28, no. 9, 2013.
- [22] E. M. Rehder, C. K. Inoki, T. S. Kuan, and T. F. Kuech, "SiGe relaxation on silicon-on-insulator substrates: An experimental and modeling study," *J. Appl. Phys.*, vol. 94, no. 12, pp. 7892–7903, 2003.
- [23] C. Junesand, H. Kataria, W. Metaferia, N. Julian, Z. Wang, Y. Sun, J. Bowers, G. Pozina, L. Hultman, and S. Lourduoss, "Study of planar defect filtering in InP grown on Si by epitaxial lateral overgrowth," *Opt. Mater. Exp.*, vol. 3, no. 11, pp. 1960–1973, 2013.
- [24] N. Julian, P. Mages, C. Zhang, J. Zhang, S. Kraemer, S. Stemmer, S. Denbaars, L. Coldren, P. Petroff, and J. Bowers, "Coalescence of InP

epitaxial lateral overgrowth by MOVPE with V/III ratio variation," *J. Electron. Mater.*, vol. 41, no. 5, pp. 845–852, 2012.

- [25] Y. T. Sun, K. Baskar, and S. Lourduoss, "Thermal strain in indium phosphide on silicon obtained by epitaxial lateral overgrowth," *J. Appl. Phys.*, vol. 94, no. 4, pp. 2746–48, 2003.
- [26] A. Lankinen, T. Tuomi, M. Karilahti, Z. R. Zytewicz, J. Z. Domagala, P. J. McNally, Y-T. Sun, F. Olsson, and S. Lourduoss, "Crystal Defects and Strain of Epitaxial InP Layers Laterally Overgrown on Si," *Crystal Growth Design*, vol. 6, no. 5, pp. 1096–1100, 2006.
- [27] W. Metaferia, C. Junesand, M-H. Gau, I. Lo, G. Pozina, L. Hultman, and S. Lourduoss, "Morphological evolution during epitaxial lateral overgrowth of indium phosphide on silicon," *J. Cryst. Growth*, vol. 332, pp. 27–33, 2011.




heteroepitaxy of III–Vs on Si for photonic integration and photovoltaic application and processing of III–Vs.



Wondwosen Metaferia was born in 1980, in Ethiopia. He received the B.Sc. and M.Sc. degrees in applied physics from Addis Ababa University, Addis Ababa, Ethiopia, in 2004 and 2007, respectively. He also received a joint M.Sc. degree in photonics engineering from Gent University, Gent, Belgium and The Royal Institute of Technology (KTH), Stockholm, Sweden. He is currently working toward the Ph.D. degree in Prof. Sebastian Lourduoss's group at KTH. From 2004 to 2005, he was a Research Assistant and Assistant Lecturer at Arba Minich University, Arba Minich, Ethiopia, and from 2009 to 2010, a Research Engineer at KTH. He has authored and coauthored more than 20 articles and conference proceedings. His research interests include the heteroepitaxial growth and characterizations of III–V semiconductor thin films, nano- and micro-structures for photonics and photovoltaic applications.



Carl Junesand received the M.Sc. degree in engineering physics and the Ph.D. degree in microelectronics and applied physics from the Royal Institute of Technology, Stockholm, Sweden, in 2007 and 2013, respectively. His dissertation was focused on heteroepitaxy of InP on Si for active photonic devices monolithically integrated with silicon.



Chong Zhang received the B.S. degree in electrical science and technology from the Harbin Institute of Technology, Harbin, China, in 2007, and the M.S. degree in optical engineering from Zhejiang University, Hangzhou, China, in 2010. He is currently working toward the Ph.D. degree at the University of California, Santa Barbara, CA, USA. His research interests include epitaxial growth of III/V materials on silicon, photonics integration devices on hybrid Silicon platform and applications for high speed optical interconnection.

Nick Julian received the B.S. degree in mathematics from the University of California at Davis, Davis, CA, USA, in 2003, followed by the B.S. degree in electrical and computer engineering and the M.S. degree in materials science from the University of California at Santa Barbara, Santa Barbara, CA, USA, in 2010 and 2011, respectively, with a focus on MOCVD growth of electronic and photonic materials and characterization of extended crystallographic defects using transmission electron microscopy. He is currently a Semiconductor Process Engineer at APIC Corporation, Culver City, CA, USA, focusing on the fabrication of III/V integrated photonic devices.

John E. Bowers (F'93) received the M.S. and Ph.D. degrees from Stanford University, Stanford, CA, USA, in 1978 and 1981, respectively. He was with AT&T Bell Laboratories and Honeywell before joining the University of California, Santa Barbara (UCSB), Santa Barbara, CA, USA. He currently holds the Fred Kavli Chair in Nanotechnology. He is the Director of the Institute for Energy Efficiency, and a Professor in the Department of Electrical and Computer Engineering at UCSB. He is a cofounder of Aurrion, Aerius Photonics, and Calient Networks. He has published eight book chapters, 450 journal papers, 700 conference papers, and has received 52 patents. Dr. Bowers is a member of the National Academy of Engineering, a Fellow of the Optical Society of America (OSA) and the American Physical Society. He received the OSA Holonyak Prize, the IEEE LEOS William Streifer Award, and the South Coast Business and Technology Entrepreneur of the Year Award. He and coworkers received the EE Times Annual Creativity in Electronics Award for Most Promising Technology for the hybrid silicon laser in 2007.



Sebastian Lourduoss received the M.Sc. degree in chemistry from Madras University, Chennai, India, in 1976, and the Ph.D. degree in physical chemistry from the Faculté Libre des Sciences, Lille, France, in 1979. After working initially on physico-chemical aspects of thermochemical energy storage and chemical absorption heat pumps at KTH, he got involved in the epitaxy of III-V compound semiconductors for device applications for more than 25 years at Swedish institute of Microelectronics and KTH. His expertise includes buried heterostructure lasers, photonic integration, nanofabrication, advanced epitaxial methods, intersubband transition device structures, high speed lasers, and hetero-epitaxial solutions for III-V on Si. He is a Professor of semiconductor materials at the Royal Institute of Technology (KTH), Stockholm, Sweden. He holds two patents and has published more than 245 articles in international journals and conference proceedings. He has acted as a Guest Editor of *Physica Status Solidi (c)*. He is a member of the Electrochemical Society.