

Hybrid III-V Silicon Quantum Dot and Quantum Well Lasers

John Bowers

Director, Institute for Energy Efficiency
University of California, Santa Barbara
<http://optoelectronics.ece.ucsb.edu/>

UCSB: Jared Bauters, Dan Blumenthal, Daoxin Dai, Mike Davenport, Art Gossard, Martijn Heck, Jared Hulme, Alan Liu, Jon Peters, Daryl Spencer, Sudha Srinivasan

SLIDES:Arai, Arakawa, Baets, Fang, Gaeta, Inoe, Kippenberg, Koch, Krishnamoorthy, Liang, Paniccia, Roelkins, Vahala, VanThourhout, Yariv

Research supported by Josh Conway and Jag Shah at DARPA MTO, Intel, Google, TE Connectivity, HP, Aurriion





Outline

- Silicon Photonics
- Lasers on Silicon
- Quantum Dot lasers
- Tunable Lasers
- Integration with Electronics
- Commercialization
- Future
- Summary


What is Silicon Photonics?

- Making photonic integrated circuits on Silicon using CMOS process technology in a CMOS fab
- Merging photonics and CMOS



What is Silicon Photonics?

- Making photonic integrated circuits on Silicon using CMOS process technology in a CMOS fab
- Merging photonics and CMOS




The issue is not InP or GaAs versus Si.
The issue is not VCSELs versus PICs
The issue is

- 1) Scaling photonics to high levels of integration with improved performance and better process control at low cost.
- 2) Wafer scale testing
- 3) Low cost packaging
- 4) WDM and scaling to >1 Tb/s
- 5) Solving electrical interconnect limits in Data centers, Supercomputers and ICs with higher capacity, lower cost optical interconnects


Chip I/O bandwidth requirements

- Scale-out of Engineered Systems hinges on off-chip IO
 - Future projections of 100Tbps of Off-Chip BW
 - Pin-growth at a different trajectory – drives (40+ Gbps data rates)



Why Silicon Photonics?


- Integrate photonics with electronics
 - Same wafer
 - Bump bonding of silicon PIC with silicon IC
 - Same coefficient of thermal expansion
 - 3D stacking
- Reduce cost by going to larger diameter wafers (300 mm)
 - InP limited by wafer breakage to 100 mm diameter
- Reduce cost by sharing VLSI facility with electronics
- Improve yield by taking advantage of silicon process development
- Volume driver: Solve IC interconnect bottleneck (from 4 Tbps to 1 Pbps). Embedded transmitters/receivers on processors, memories, switches (see Intel/Altera commercialization slide)




*Cross-sectional view of an IBM Silicon Nanophotonics chip combining optical and electrical circuits
Vlasov et al. IEDM postdeadline*

Bringing Si Manufacturing to the Laser

Lasers



Si Manufacturing



High bandwidth
Long distances
Noise Immunity

High volume,
Low cost
Highly
integrated
Scalability

InP VCSELs
and Photonic
Integrated
circuits

Six Generations

Silicon
Photonic
Integrated
circuits

Year of Production	1995	1998	2001	2004	2007	2010	2013	2016
DRAM 1/2 Pitch (nm)	270	190	130	90	65	43	32	22
Wafer Size (mm)	150	200	200	200	300	300	300	450


2014: Silicon Photonics Participants

Silicon Photonics Companies



This is not exhaustive list

Silicon & Systems Co's



PETRA




Silicon Photonics Foundries

Numerous Silicon Photonics Entrants
Across Start-ups, Products, Foundries and Research

Needs


- What is needed is a photonics platform for interconnects and switching that is scalable to
 - Low power
 - High capacity
 - Low cost
 - High volume
 - High yield
 - High reliability
 - Focus here: Wafer scale. (bonding/soldering laser die, not considered)





- Passives
 - Low loss waveguides
 - Splitters
 - Wavelength selective combiners/splitters
 - Isolators/Circulators
 - Comb generators
- Actives
 - Lasers (single frequency, tunable, mode locked)
 - Modulators
 - Switches
 - Amplifiers
 - Photodetectors

Si/SiO₂ High index contrast:

- Small wires
- Small passive devices




- Example of losses for high-index-contrast “wire” waveguides:**
- For 6.5 mm radius bends, losses are 0.0043 dB per 180° turn




Source: Y. Vlasov, IBM

Move to 193nm immersion lithography, 300mm wafers

Lower loss waveguides



More uniform channel spacing in ring demux



Also:

- < 0.15dB/cm loss in ridge waveguides
- <2dB/cm loss in slot waveguides

S. Selvaraja e.a., OFC '14




Silicon Photonic Components

- Passives
 - Low loss waveguides
 - Splitters
 - Wavelength selective combiners/splitters
 - Isolators/Circulators
 - Comb generators
- Actives
 - Lasers (single frequency, tunable, mode locked)
 - Modulators
 - Switches
 - Amplifiers
 - Photodetectors

Silicon: Indirect Bandgap

Low internal quantum efficiency in bulk silicon (10^{-6})






Silicon light emission – How?

- Bulk silicon
 - Low dimension Silicon
 - Silicon nanocrystal (Pavesi, ...)
 - Periodic nanopatterned crystalline silicon (Jimmy Xu)
 - Er dopants (Dal Negro, Watts, Blumenthal...)
 - Raman laser (Kyoto, UCLA, Intel)
 - Another material for gain (hybrid approach)
 - Epitaxial
 - Ge
 - Quantum Dot
 - Bonding
 - Die level
 - Wafer level (BCB or Molecular)
-
- The diagram illustrates three categories of silicon light emission methods, each grouped by a blue brace:
- LEDs**: Bulk silicon, Low dimension Silicon (Silicon nanocrystal, Periodic nanopatterned crystalline silicon), and Er dopants.
 - Optically Pumped Lasers**: Raman laser.
 - Electrically Pumped Lasers**: Another material for gain (hybrid approach) via Epitaxial (Ge, Quantum Dot) or Bonding (Die level, Wafer level BCB or Molecular).

UC An electrically pumped germanium laser

Rodolfo E. Camacho-Aguilera,¹ Yan Cai,¹ Neil Patel,¹ Jonathan T. Bessette,¹ Marco Romagnoli,^{1,2} Lionel C. Kimerling,¹ and Jurgen Michel^{1,*}




Theoretical efficiency of electrically pumped, strained Ge lasers[¶]

David C. Nielsen,^{1,*} and J. Scott Rodgers,^{2,†}

¹Booz Allen Hamilton, 3811 N. Fairfax Dr., Arlington, VA 22203, USA [✉](#)

²Defense Advanced Research Projects Agency, 675 N. Randolph St., Arlington, VA 22203, USA [✉](#)
niclen_david@bah.com [✉](#)



Direct bandgap is essential

Heterogeneous Integration



Quantum Well (UCSB, Ghent, Caltech,
Tokyo Inst. Of Tech, Intel, HP, Aurrion)

Quantum Dot (Univ. Tokyo, UCSB)

Hybrid Silicon Photonics

Direct Gap III-V




Silicon



- Optical gain from III-V Material
- Efficient coupling to silicon passive photonic devices
- No bonding **alignment** necessary: suitable for high volume CMOS
- All back end processing low temperature (<350 C)




Alex Fang





A.W. Fang, et al., "A Continuous Wave Hybrid AlGaNAs-Silicon Evanescent Laser," IEEE Photonics Technology Letters, 18 (10), 1143-1145, May 15, 2006

UCSB Quantum Well Epi on 150 mm Silicon



Oxygen Plasma Enhanced Molecular Bonding




Step 1: Bond InP-dies on SOI waveguide



Step 2: Remove substrate




Step 3: Process lasers at wafer scale




Aurrion PIC Integration

Brian Koch *et al.*, OFC Postdeadline 2013






Telecom Tunable Lasers



Datacom uncooled WDM laser arrays




Modulators: 23 GHz, >15 dB ER




>36 GHz, 0.8
A/W
Photodetectors

Heterogeneous Integration of 6 Photonic Platforms


GaAs




Silicon




LiNbO_3




InP




SiN/SiON/SiO_2



Ce:YIG
Isolator




UCSB Shuttle Run




Hybrid Silicon Quantum Well Lasers

105 °C CW 1310 nm laser


- Max fiber coupled output power: 5.5 mW/facet
- T_0 : 80 °C
- Injection efficiency: 52 %





UCSB DFB Quantum Well Hybrid Silicon Lasers



Chip showing 300 DFB lasers
with yield >95%





C. Zhang, et al. "Low threshold and high speed short cavity distributed feedback hybrid silicon lasers", Optics Express 2014



10Gbps direct modulation of
a 200μm DFB laser


- Epitaxial growth on InP or GaAs followed by bonding to Si results in edge dislocations, not problem for laser lifetime.



Time to reach 50% degradation in threshold current at 70°C is >40,000hrs



High-coherence semiconductor lasers based on integral high- Q resonators in hybrid Si/III-V platforms

Christos Theodoros Santis¹, Scott T. Steger, Yaakov Vilenchik, Arseny Vasilyev, and Amnon Yariv¹



$$(\Delta\nu)_{laser} = \frac{2\pi h\nu_o^3 \mu (1 + \alpha^2)}{Q^2 P}$$



High Q (1 million)
20 kHz linewidth



U 40-Gbit/s Direct Modulation of Membrane Buried Heterostructure DFB Laser on SiO₂/Si Substrate

Shinji Matsuo, Takuro Fujii, Koichi Hasebe, Koji Takeda, Tomonari Sato, and Takaaki Kakitsuka

NTT Photonics Laboratories, NTT Corporation



40 Gbit/s


377 fJ/bit

Quantum Dot Lasers


Lower threshold

Lower cost (epitaxial growth on Si)

Threshold Current Densities of Semiconductor Lasers



III-V Laser Growth on Silicon




(Photo courtesy of Dr. Jordan Lang, Yale)

- CMOS processing of photonics is already happening, yet high cost and small size of III-V wafers remains an issue.
- **Goal:** Grow III-V lasers on larger and cheaper silicon substrates without sacrificing laser performance for lower cost and higher throughput.

[1] Bowers, John E., et al. "A Path to 300 mm Hybrid Silicon Photonic Integrated Circuits." OFC 2014

UCSB III-V growth on 300 mm Silicon Wafers

GaP on 300 mm Silicon using MOVPE



GaAs on 300 mm Silicon using MBE






B. Kunert *et al.* 69th Device Research Conference,
Santa Barbara (2011)

Amy Liu, IQE Inc.

Low Thresholds



- Uniform threshold current densities across die/wafers.
- Low CW threshold (150 A/cm^2)



Liu, Alan Y., et al. "High performance continuous wave 1.3 μm quantum dot lasers on silicon." Applied Physics Letters 104.4 (2014): 041104.



High Output Powers

- CW powers over 100 mW routinely achieved.
- Nearly 180 mW maximum CW single side output power at 20 °C from HR coated $1130 \times 10 \mu\text{m}^2$ intrinsic active region (undoped) device.
 - 33% differential efficiency and 18% WPE (at 150 mA)




High Temperature Performance

- P-doping the active region improves thermal performance.[1]
- Continuous wave lasing up to 119°C
 - (dual state lasing at high currents/temperatures).



[1] Alexander, Ryan R., et al. "Systematic study of the effects of modulation p-doping on 1.3- μm quantum-dot lasers." Quantum Electronics, IEEE Journal of 43.12 (2007): 1129-1139.

- Lattice mismatch causes dislocations, which have limited quantum well laser reliability on Si.
- Over **2100 hours** of continuous operation
- **>26x** improvement over best reported lifetime for GaAs laser on Si
- Not yet adequate for real applications







Heterogeneously Integrated Quantum Well Transmitters

Modulators
Photodetectors
Integrated Transmitters


- Range of components for PICs:
 - Lasers
 - Modulators
 - Amplifiers
 - Photodetectors
- Integration
- High yield
- Good reliability




Optical buffer



DFB/EAM/PD Array



Optical preamplifier PD array






DQPSK Receiver




Hybrid Silicon Electroabsorption Modulator

- Segmented electrode
- Length: 100 μm
- >67 GHz Bandwidth



330 fJ/bit

Integrated Transmitters Using Quantum Well Intermixing








Tunable Lasers

UCSB
Ghent




Widely Tunable Vernier Ring Laser



III-V/Si extended cavity laser

III-V/silicon tunable laser

- 8nm tuning range, based on thermo-optic tuning of silicon ring resonator
- > 40dB SMSR
- threshold of 35mA
- 4mW optical output power
- co-integrated with 10G silicon electro-optic modulator
- Realized in EU-project HELIOS (jointly with CEA-LETI, III-V labs)



Keyvaninia, Opt Express 2012

Integration

2D Scanners

Triplexers


Buffer Memories

Mode Locked Lasers


Fully Integrated hybrid silicon free-space beam steering source using a tunable laser phased array

2D Scanning with


- Tunable laser and grating for θ
- Phased array emitter for ψ



4 tunable lasers, 32 amplifiers,
32 phase shifters, 32 photodetectors






1 (wavelength)






N (number of emitters)

Hybrid Silicon Triplexers (FTTH)

Laser, 1310/1500 nm MUX MMI, MZI 1550/1490 MUX, PDs integrated



40 Gb/s Optical Buffer Memory




Integration with Electronics

Co-processed (expensive)
Bump bonded
Inserted

Integration of DFB and EAM on hybrid silicon platform with Oracle ICs






Low power, high speed, integrated photonic transmitter based on hybrid silicon platform

- High capacity optical interconnects between processors and memory.
 - Low power optical transmitters with high impedance modulators
- Flip chip bonding with CMOS driver chip



CMOS Integration in Photonic IC

- “Smart Photonics” – Integrated electronic w/ photonic ICs
- Avoid driving 50Ω terminations
- Active feedback control
- Self-calibration



Hybrid Silicon PIC from Aurriion

L. Chen, A. Sohdi, J. E. Bowers, and L. Theogarajan, “Electronic and photonic integrated circuits for fast data center optical circuit switches”, IEEE Communications Magazine . **Invited Paper**. Volume: 51 Issue: 9 Pages: 53-59. 5. September 2013

Commercialization

Aurion

Intel

Hewlett Packard




Integrated Lasers

- III-V gain integrated on silicon waveguides
- High power/High efficiency

- >25% at 30C
- 15% at 80C
- >20mW


- Uncooled operation

- Wavelength-locking across 20-80C) without a TEC
- 200GHz (or 800GHz)




100G PIC Links


100G WDM Tx PIC




100G WDM Rx PIC




Laser Spectrum



Tx Eye Diagrams





Rx Eye Diagram




Scaling to 400G+

- **Uncooled 16x laser arrays on silicon demonstrated**
 - Locked to 200GHz grid from 20-80C = no TEC required
- **3dB bandwidth of EAMs & PDs >37 GHz**
 - Supports 50Gb/s



Integrated Transmitter Chip



Parallel channels are key to scaling bandwidths
at low costs


Sept. 2014: Intel Developer Forum

- **Arista:** Showing Network Products with 100G Intel Silicon Photonics
- **Advantech:** Showing Network Security Appliance with 100G Intel Silicon Photonics
- **Altera:** Showing FPGAs with embedded 100G Intel Silicon Photonics
- **Corning:** Showing the breadth of innovative MXC optical cable technology, along with 100G Intel Silicon Photonics running over a 300m+ distance
- **Fujitsu:** Showing an Application-Optimized Server that enables pooled resources capability provided by Intel Silicon Photonics optical PCI
- **Quanta:** Showing a 100G TOR switch and server with 100G Intel Silicon Photonics
- **Tabula:** Showing a functional demo with 800Gbps of interconnectivity in one box, based on 100G Intel Silicon Photonics






Hewlett Packard: “The Machine”

“The Machine started to take shape two years ago...a new form of memory known as memristors and silicon photonics, the transfer of data inside a computer using light...”



HP's proposed silicon photonics would also be a big deal. HP, Intel ([INTC](#)), and others have been struggling to shrink speedy fiber-optic equipment enough to replace cheap, proven copper wiring inside a computer. In theory, fiber could also replace Ethernet cables and link entire racks of servers together.

Supercomputing: HP hybrid silicon technologies






The Future of Hybrid Silicon Photonics

The Path to Tera-scale Data Rates

Today: 25 Gbps x 4 = 100Gbps



50Gbps x 4 = 200Gbps



Scale OUT

25 Gbps x 8 = 200Gbps



Speed	Width	Rate
25	x4	100G
25	x8	200G
25	x16	400G
50	x25	1.25T

Scale up AND out

Future
Terabit+ Links

**Low cost integrated photonics allows for
Scaling from 50Gbps to >1Tbps**



Summary

- Silicon Photonic Integrated Circuits are here with good performance (and lower cost in volume).
- Integration is essential for size, weight, power and cost reduction and improved yield and reliability
- Photonics can allow lower power and higher capacity for
 - Data Centers
 - Supercomputers
 - Sensors
 - Integrated Circuits with embedded PICs